

## 4-/8-Channel 24-Bit μPower No Latency ΔΣ<sup>TM</sup> ADCs

### **FEATURES**

- Pin Compatible 4-/8-Channel 24-Bit ADCs
- Single Conversion Digital Filter Settling Time Simplifies Multiplexing
- 4ppm INL, No Missing Codes
- 4ppm Full-Scale Error
- 0.5ppm Offset
- 0.3ppm Noise
- Internal Oscillator—No External Components Required
- 110dB Min. 50Hz/60Hz Notch Filter
- Reference Input Voltage: 0.1V to V<sub>CC</sub>
- Live Zero—Extended Input Range Accommodates 12.5% Overrange and Underrange
- Single Supply 2.7V to 5.5V Operation
- Low Supply Current (200µA) and Auto Shutdown

#### **APPLICATIONS**

- Weight Scales
- Direct Temperature Measurement
- Gas Analyzers
- Strain Gauge Transducers
- Instrumentation
- Data Acquisition
- Industrial Process Control
- 6-Digit DVMs

#### DESCRIPTION


The LTC®2404/LTC2408 are 4-/8-channel 2.7V to 5.5V micropower 24-bit A/D converters with an integrated oscillator, 4ppm INL and 0.3ppm RMS noise. They use delta-sigma technology and provide single cycle digital filter settling time (no latency delay) for multiplexed applications. The first conversion after the channel is changed is always valid. Through a single pin the LTC2404/LTC2408 can be configured for better than 110dB rejection at 50Hz or 60Hz ±2%, or can be driven by an external oscillator for a user defined rejection frequency in the range 1Hz to 120Hz. The internal oscillator requires no external frequency setting components.

The converters accept any external reference voltage from 0.1V to  $V_{CC}$ . With their extended input conversion range of  $-12.5\%~V_{REF}$  to  $112.5\%~V_{REF}$  the LTC2404/LTC2408 smoothly resolve the offset and overrange problems of preceding sensors or signal conditioning circuits.


The LTC2404/LTC2408 communicate through a flexible 4-wire digital interface which is compatible with SPI and MICROWIRE $^{\text{TM}}$  protocols.

 $\mathcal{L}$ , LTC and LT are registered trademarks of Linear Technology Corporation. No Latency  $\Delta\Sigma$  is a trademark of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corporation.

## TYPICAL APPLICATION



#### **Total Unadjusted Error vs Output Code**



## **ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2)

Supply Voltage (V <sub>CC</sub> ) to GND	0.3V to 7V
Analog Input Voltage to GND0.3V to	$(V_{CC} + 0.3V)$
Reference Input Voltage to GND 0.3V to	$(V_{CC} + 0.3V)$
Digital Input Voltage to GND0.3V to	$(V_{CC} + 0.3V)$
Digital Output Voltage to GND0.3V to	$(V_{CC} + 0.3V)$

Operating Temperature Range	
LTC2404C/LTC2408C	0°C to 70°C
LTC2404I/LTC2408I	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec	s)300°C

## PACKAGE/ORDER INFORMATION

TOP V	/IEW 28 GND	ORDER PART NUMBER	TOP	VIEW 28 GND	ORDER PART NUMBER
V <sub>CC</sub> 2 V <sub>REF</sub> 3 ADCIN 4 GND 5 GND 6 MUXOUT 7 V <sub>CC</sub> 8 CHO 9 CH1 10 CH2 11 CH3 12 NC 13 NC 14	27 GND 26 F <sub>0</sub> 25 SCK 24 SDO 23 CSADC 22 GND 21 D <sub>IN</sub> 20 CSMUX 19 CLK 18 GND 17 NC 16 GND 15 NC	LTC2404CG LTC2404IG	V <sub>CC</sub> 2 V <sub>REF</sub> 3 ADCIN 4 GND 5 GND 6 MUXOUT 7 V <sub>CC</sub> 8 CH0 9 CH1 10 CH2 11 CH3 12 CH4 13 CH5 14	27 GND 26 F <sub>0</sub> 25 SCK 24 SDO 23 CSADC 22 GND 21 D <sub>IN</sub> 20 CSMUX 19 CLK 18 GND 17 CH7 16 GND 15 CH6	LTC2408CG LTC2408IG
G PACI 28-LEAD PLA T <sub>JMAX</sub> = 125°C, €	ASTIC SSOP		28-LEAD PL	CKAGE ASTIC SSOP θ <sub>JA</sub> = 130°C/W	

Consult factory for Military grade parts.

# **CONVERTER CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Notes 3, 4)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)	$0.1V \le V_{REF} \le V_{CC}$ , (Note 5)	•	24			Bits
Integral Nonlinearity	V <sub>REF</sub> = 2.5V (Note 6) V <sub>REF</sub> = 5V (Note 6)	•		2 4	10 15	ppm of V <sub>REF</sub>
Offset Error	$2.5V \le V_{REF} \le V_{CC}$	•		0.5	2	ppm of V <sub>REF</sub>
Offset Error Drift	$2.5V \le V_{REF} \le V_{CC}$			0.01		ppm of V <sub>REF</sub> /°C
Full-Scale Error	$2.5V \le V_{REF} \le V_{CC}$	•		4	10	ppm of V <sub>REF</sub>
Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$			0.02		ppm of V <sub>REF</sub> /°C
Total Unadjusted Error	V <sub>REF</sub> = 2.5V V <sub>REF</sub> = 5V			5 10		ppm of V <sub>REF</sub>
Output Noise	V <sub>IN</sub> = 0V (Note 13)			1.5		μV <sub>RMS</sub>
Normal Mode Rejection 60Hz ±2%	(Note 7)	•	110	130		dB

# **CONVERTER CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . (Notes 3, 4)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Normal Mode Rejection 50Hz ±2%	(Note 8)	•	110	130		dB
Power Supply Rejection DC	V <sub>REF</sub> = 2.5V, V <sub>IN</sub> = 0V			100		dB
Power Supply Rejection 60Hz ±2%	V <sub>REF</sub> = 2.5V, V <sub>IN</sub> = 0V, (Note 7)			110		dB
Power Supply Rejection 50Hz ±2%	V <sub>REF</sub> = 2.5V, V <sub>IN</sub> = 0V, (Note 8)			110		dB

# **ANALOG INPUT AND REFERENCE** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IN}$	Input Voltage Range	(Note 14)	•	-0.125 • V <sub>REF</sub>		1.125 • V <sub>REF</sub>	V
V <sub>REF</sub>	Reference Voltage Range		•	0.1		V <sub>CC</sub>	V
C <sub>S(IN)</sub>	Input Sampling Capacitance				10		pF
C <sub>S(REF)</sub>	Reference Sampling Capacitance				15		pF
I <sub>IN(LEAK)</sub>	Input Leakage Current	<del>CS</del> = V <sub>CC</sub>	•	-10	1	10	nA
I <sub>REF(LEAK)</sub>	Reference Leakage Current	$V_{REF} = 2.5V, \overline{CS} = V_{CC}$	•	-12	1	12	nA
I <sub>IN(MUX)</sub>	On Channel Leakage Current	V <sub>S</sub> = 2.5V (Note 15)	•			±20	nA
R <sub>ON</sub>	MUX On-Resistance	$I_{OUT} = 1$ mA, $V_{CC} = 2.7$ V $I_{OUT} = 1$ mA, $V_{CC} = 5$ V	•		250 120	300 250	Ω Ω
	MUX ΔR <sub>ON</sub> vs Temperature				0.5		%/°C
	ΔR <sub>ON</sub> vs V <sub>S</sub> (Note 15)				20		%
I <sub>S(OFF)</sub>	MUX Off Input Leakage	Channel Off, V <sub>S</sub> = 2.5V	•			±20	nA
I <sub>D(OFF)</sub>	MUX Off Output Leakage	Channel Off, V <sub>D</sub> = 2.5V	•			±20	nA
t <sub>OPEN</sub>	MUX Break-Before-Make Interval				290		ns
t <sub>ON</sub>	Enable Turn-On Time	$V_S = 1.5V, R_L = 3.4k, C_L = 15pF$			490		ns
t <sub>OFF</sub>	Enable Turn-Off Time	$V_S = 1.5V, R_L = 3.4k, C_L = 15pF$			190		ns
QIRR	MUX Off Isolation	$V_{IN} = 2V_{P-P}, R_L = 1k, f = 100kHz$			70		dB
QINJ	Charge Injection	$R_S = 0\Omega$ , $C_L = 1000pF$ , $V_S = 1V$			±1		pC
C <sub>S(OFF)</sub>	Input Off Capacitance (MUX)				10		pF
C <sub>D(OFF)</sub>	Output Off Capacitance (MUX)				10		pF



# **DIGITAL INPUTS AND DIGITAL OUTPUTS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage CS, F <sub>0</sub>	$2.7V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 3.3V$	•	2.5 2.0			V
V <sub>IL</sub>	Low Level Input Voltage CS, F <sub>0</sub>	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$	•			0.8 0.6	V
V <sub>IH</sub>	High Level Input Voltage SCK	$2.7V \le V_{CC} \le 5.5V \text{ (Note 9)}$ $2.7V \le V_{CC} \le 3.3V \text{ (Note 9)}$	•	2.5 2.0			V
V <sub>IL</sub>	Low Level Input Voltage SCK	$4.5V \le V_{CC} \le 5.5V \text{ (Note 9)}$ $2.7V \le V_{CC} \le 5.5V \text{ (Note 9)}$	•			0.8 0.6	V
I <sub>IN</sub>	Digital Input Current CS, F <sub>0</sub>	$0V \le V_{IN} \le V_{CC}$	•	-10		10	μА
I <sub>IN</sub>	Digital Input Current SCK	$0V \le V_{IN} \le V_{CC} \text{ (Note 9)}$	•	-10		10	μА
C <sub>IN</sub>	Digital Input Capacitance CS, F <sub>0</sub>				10		pF
C <sub>IN</sub>	Digital Input Capacitance SCK	(Note 9)			10		pF
V <sub>OH</sub>	High Level Output Voltage SDO	$I_0 = -800 \mu A$	•	V <sub>CC</sub> - 0.5V			V
V <sub>OL</sub>	Low Level Output Voltage SDO	I <sub>0</sub> = 1.6mA	•			0.4V	V
V <sub>OH</sub>	High Level Output Voltage SCK	$I_0 = -800 \mu A \text{ (Note 10)}$	•	V <sub>CC</sub> - 0.5V			V
V <sub>OL</sub>	Low Level Output Voltage SCK	I <sub>0</sub> = 1.6mA (Note 10)	•			0.4V	V
I <sub>OZ</sub>	High-Z Output Leakage SDO		•	-10		10	μА
V <sub>IN</sub> H <sub>MUX</sub>	MUX High Level Input Voltage	V+ = 3V	•	2			V
V <sub>IN</sub> L <sub>MUX</sub>	MUX Low Level Input Voltage	V <sup>+</sup> = 2.4V	•			0.8	V

# **POWER REQUIREMENTS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{CC}$	Supply Voltage		•	2.7		5.5	V
I <sub>CC</sub>	Supply Current Conversion Mode Sleep Mode	$\frac{\overline{CS}}{\overline{CS}} = 0V \text{ (Note 12)}$ $\overline{CS} = V_{CC} \text{ (Note 12)}$	•		200 20	300 30	μ <b>Α</b> μ <b>Α</b>
I <sub>CC(MUX)</sub>	Multiplexer Supply Current	All Logic Inputs Tied Together V <sub>IN</sub> = 0V or 5V	•		15	40	μА



## **TIMING CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>EOSC</sub>	External Oscillator Frequency Range		•	2.56		307.2	kHz
t <sub>HEO</sub>	External Oscillator High Period		•	0.5		390	μЅ
t <sub>LEO</sub>	External Oscillator Low Period		•	0.5		390	μЅ
t <sub>CONV</sub>	Conversion Time	$F_0 = 0V$	•	130.66	133.33	136	ms
		F <sub>0</sub> = V <sub>CC</sub> External Oscillator (Note 11)		156.80	160 180/f <sub>EOSC</sub> (in	163.20 kHz)	ms ms
f <sub>ISCK</sub>	Internal SCK Frequency	Internal Oscillator (Note 10)		20-	19.2	KI IZ)	kHz
10010		External Oscillator (Notes 10, 11)			f <sub>EOSC</sub> /8		kHz
D <sub>ISCK</sub>	Internal SCK Duty Cycle	(Note 10)		45		55	%
f <sub>ESCK</sub>	External SCK Frequency Range	(Note 9)	•			2000	kHz
t <sub>LESCK</sub>	External SCK Low Period	(Note 9)	•	250			ns
t <sub>HESCK</sub>	External SCK High Period	(Note 9)	•	250			ns
t <sub>DOUT_ISCK</sub>	Internal SCK 32-Bit Data Output Time	Internal Oscillator (Notes 10, 12)	•	1.64	1.67	1.70	ms
		External Oscillator (Notes 10, 11)	•	25	66/f <sub>EOSC</sub> (in k	(Hz)	ms
t <sub>DOUT_ESCK</sub>	External SCK 32-Bit Data Output Time	(Note 9)	•	3	2/f <sub>ESCK</sub> (in kl	Hz)	ms
<u>t</u> 1	CS ↓ to SD0 Low Z		•	0		150	ns
$t_2$	CS ↑ to SDO High Z		•	0		150	ns
t <sub>3</sub>	<del>CS</del> ↓ to SCK ↓	(Note 10)	•	0		150	ns
t <sub>4</sub>	CS ↓ to SCK ↑	(Note 9)	•	50			ns
t <sub>KQMAX</sub>	SCK ↓ to SDO Valid		•			200	ns
t <sub>KQMIN</sub>	SDO Hold After SCK $\downarrow$	(Note 5)	•	15			ns
t <sub>5</sub>	SCK Set-Up Before $\overline{\text{CS}} \downarrow$		•	50			ns
t <sub>6</sub>	SCK Hold After CS ↓		•			50	ns

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

**Note 2:** All voltage values are with respect to GND.

Note 3:  $V_{CC}$  = 2.7 to 5.5V unless otherwise specified, source input is  $0\Omega$ .

**Note 4:** Internal Conversion Clock source with the  $F_0$  pin tied to GND or to  $V_{CC}$  or to external conversion clock source with  $f_{EOSC}$  = 153600Hz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

**Note 6:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization hand

**Note 7:**  $F_0 = 0V$  (internal oscillator) or  $f_{EOSC} = 153600$ Hz  $\pm 2\%$  (external oscillator).

**Note 8:**  $F_0 = V_{CC}$  (internal oscillator) or  $f_{EOSC} = 128000$ Hz  $\pm 2\%$  (external oscillator).

**Note 9:** The converter is in external SCK mode of operation such that the SCK pin is used as digital input. The frequency of the clock signal driving SCK during the data output is f<sub>ESCK</sub> and is expressed in kHz.

Note 10: The converter is in internal SCK mode of operation such that the SCK pin is used as digital output. In this mode of operation the SCK pin has a total equivalent load capacitance  $C_{LOAD} = 20 pF$ .

**Note 11:** The external oscillator is connected to the  $F_0$  pin. The external oscillator frequency,  $f_{EOSC}$ , is expressed in kHz.

**Note 12:** The converter uses the internal oscillator.


 $F_0 = 0V$  or  $F_0 = V_{CC}$ .


**Note 13:** The output noise includes the contribution of the internal calibration operations.


**Note 14:** For reference voltage values  $V_{REF} > 2.5V$  the extended input of  $-0.125 \cdot V_{REF}$  to  $1.125 \cdot V_{REF}$  is limited by the absolute maximum rating of the Analog Input Voltage pin (Pin 3). For  $2.5V < V_{REF} \le 0.267V + 0.89 \cdot V_{CC}$  the input voltage range is -0.3V to  $1.125 \cdot V_{REF}$ . For  $0.267V + 0.89 \cdot V_{CC} < V_{REF} \le V_{CC}$  the input voltage range is -0.3V to  $V_{CC} + 0.3V$ .


Note 15:  $V_S$  is the voltage applied to a channel input.  $V_D$  is the voltage applied to the MUX output.
















24048 G04







































































#### PIN FUNCTIONS

**GND** (**Pins 1, 5, 6, 16, 18, 22, 27, 28**): Ground. Should be connected directly to a ground plane through a minimum length trace or it should be the single-point-ground in a single point grounding system.

**V<sub>CC</sub>** (**Pins 2, 8**): Positive Supply Voltage.  $2.7V \le V_{CC} \le 5.5V$ . Bypass to GND with a 10μF tantalum capacitor in parallel with  $0.1\mu F$  ceramic capacitor as close to the part as possible.

 $V_{REF}$  (Pin 3): Reference Input. The reference voltage range is 0.1V to  $V_{CC}$ .

**ADCIN (Pin 4):** Analog Input. The input voltage range is  $-0.125 \cdot V_{REF}$  to  $1.125 \cdot V_{REF}$ . For  $V_{REF} > 2.5V$  the input voltage range may be limited by the pin absolute maximum rating of -0.3V to  $V_{CC} + 0.3V$ .

**MUXOUT (Pin 7):** MUX Output. This pin is the output of the multiplexer. Tie to ADCIN for normal operation.

CHO (Pin 9): Analog Multiplexer Input.

CH1 (Pin 10): Analog Multiplexer Input.

CH2 (Pin 11): Analog Multiplexer Input.

CH3 (Pin 12): Analog Multiplexer Input.

**CH4 (Pin 13):** Analog Multiplexer Input. No connect on the LTC2404.

**CH5 (Pin 14):** Analog Multiplexer Input. No connect on the LTC2404.

**CH6 (Pin 15):** Analog Multiplexer Input. No connect on the LTC2404.

**CH7 (Pin 17):** Analog Multiplexer Input. No connect on the LTC2404.

**CLK (Pin 19):** Shift Clock for Data In. This clock synchronizes the serial data transfer into the MUX. For normal operation, drive this pin in parallel with SCK.

**CSMUX (Pin 20):** MUX Chip Select Input. A logic high on this input allows the MUX to receive a channel address. A logic low enables the selected MUX channel and connects it to the MUXOUT pin for A/D conversion. For normal operation, drive this pin in parallel with CSADC.

**D**<sub>IN</sub> (**Pin 21**): Digital Data Input. The multiplexer address is shifted into this input on the last four rising CLK edges before  $\overline{\text{CS}}\text{MUX}$  goes low.

**CSADC** (**Pin 23**): ADC Chip Select Input. A low on this pin enables the SDO digital output and following each conversion, the ADC automatically enters the Sleep mode and remains in this low power state as long as  $\overline{CSADC}$  is high. A high on this pin also disables the SDO digital output. A low-to-high transition on  $\overline{CSADC}$  during the Data Output



## PIN FUNCTIONS


state aborts the data transfer and starts a new conversion. For normal operation, drive this pin in parallel with CSMUX.

**SDO** (Pin 24): Three-State Digital Output. During the data output period this pin is used for serial data output. When the chip select  $\overline{CSADC}$  is high ( $\overline{CSADC} = V_{CC}$ ), the SDO pin is in a high impedance state. During the Conversion and Sleep periods, this pin can be used as a conversion status output. The conversion status can be observed by pulling  $\overline{CSADC}$  low.


**SCK (Pin 25):** Shift Clock for Data Out. This clock synchronizes the serial data transfer of the ADC data output. Data is shifted out of SDO on the falling edge of SCK. For normal operation, drive this pin in parallel with CLK.


 $F_0$  (Pin 26): Digital input which controls the ADC's notch frequencies and conversion time. When the  $F_0$  pin is connected to  $V_{CC}$  ( $F_0 = V_{CC}$ ), the converter uses its internal oscillator and the digital filter first null is located at 50Hz. When the  $F_0$  pin is connected to GND ( $F_0 = 0V$ ), the converter uses its internal oscillator and the digital filter first null is located at 60Hz. When  $F_0$  is driven by an external clock signal with a frequency  $f_{EOSC}$ , the converter uses this signal as its clock and the digital filter first null is located at a frequency  $f_{EOSC}/2560$ . The resulting output word rate is  $f_{EOSC}/20480$ .

## **FUNCTIONAL BLOCK DIAGRAM**



## **TEST CIRCUITS**







#### **Converter Operation Cycle**

The LTC2404/LTC2408 are low power, 4-/8-channel delta-sigma analog-to-digital converters with easy-to-use 4-wire interfaces. Their operation is simple and made up of four states. The converter operation begins with the conversion, followed by a low power sleep state and concluded with the data output (see Figure 1). Channel selection may be performed while the device is in the sleep state or at the conclusion of the data output state. The interface consists of serial data output (SDO), serial clock (CLK/SCK), chip select (CSADC/CSMUX) and data input (DIN). By tying SCK to CLK and CSADC to CSMUX, the interface requires only four wires.

Initially, the LTC2404 or LTC2408 performs a conversion. Once the conversion is complete, the device enters the sleep state. While in the sleep state, power consumption is reduced by an order of magnitude. The part remains in the sleep state as long as CSADC is logic HIGH. The conversion result is held indefinitely in a static shift register while the converter is in the sleep state.

Channel selection for the next conversion cycle is performed while the device is in the sleep state or at the end of the data output state. A specific channel is selected by applying a 4-bit serial word to the  $D_{IN}$  pin on the rising edge of CLK while  $\overline{CSMUX}$  is HIGH, see Figure 3 and Table 3. The channel is selected based on the last four bits clocked into the  $D_{IN}$  pin before  $\overline{CSMUX}$  goes low. If  $D_{IN}$  is all 0's, the previous channel remains selected.

In the example, Figure 3, the MUX channel is selected during the sleep state, just before the data output state begins. Once the channel selection is complete, the device remains in the sleep state as long as  $\overline{\text{CS}}\text{ADC}$  remains HIGH.

Once CSADC is pulled low, the device begins outputting the conversion result. There is no latency in the conversion result. Since there is no latency, the first conversion following a change in input channel is valid and corresponds to that channel. The data output corresponds to the conversion just performed. This result is shifted out on the serial data output pin (SDO) under the control of the serial clock (SCK). Data is updated on the falling edge of SCK allowing the user to reliably latch data on the rising




Figure 1. LTC2408 State Transition Diagram

edge of SCK, see Figure 3. The data output state is concluded once 32 bits are read out of the ADC or when CSADC is brought HIGH. The device automatically initiates a new conversion and the cycle repeats.

Through timing control of the  $\overline{\text{CS}}\text{ADC}$  and SCK pins, the LTC2404/LTC2408 offer two modes of operation: internal or external SCK. These modes do not require programming configuration registers; moreover, they do not disturb the cyclic operation described above. These modes of operation are described in detail in the Serial Interface Timing Modes section.

#### **Conversion Clock**

A major advantage delta-sigma converters offer over conventional type converters is an on-chip digital filter (commonly known as Sinc or Comb filter). For high resolution, low frequency applications, this filter is typically designed to reject line frequencies of 50 or 60Hz plus their harmonics. In order to reject these frequencies in excess of 110dB, a highly accurate conversion clock is required. The LTC2404/LTC2408 incorporate an on-chip highly accurate oscillator. This eliminates the need for external frequency setting components such as crystals or oscillators. Clocked by the on-chip oscillator, the LTC2404/LTC2408 reject line frequencies (50 or 60Hz ±2%) a minimum of 110dB.



#### Ease of Use

The LTC2404/LTC2408 data output has no latency, filter settling or redundant data associated with the conversion cycle. There is a one-to-one correspondence between the conversion and the output data. Therefore, multiplexing an analog input voltage is easy.

The LTC2404/LTC2408 perform offset and full-scale calibrations every conversion cycle. This calibration is transparent to the user and has no effect on the cyclic operation described above. The advantage of continuous calibration is extreme stability of offset and full-scale readings with respect to time, supply voltage change and temperature drift.

#### **Power-Up Sequence**

The LTC2404/LTC2408 automatically enter an internal reset state when the power supply voltage  $V_{CC}$  drops below approximately 2.2V. When the  $V_{CC}$  voltage rises above this critical threshold, the converter creates an internal power-on-reset (POR) signal with duration of approximately 0.5ms. The POR signal clears all internal registers within the ADC and initiates a conversion. At power-up, the multiplexer channel is disabled and should be programmed once the device enters the sleep state. The results of the first conversion following a POR are not valid since a multiplexer channel was disabled.

#### Reference Voltage Range

The LTC2404/LTC2408 can accept a reference voltage from 0V to  $V_{CC}$ . The converter output noise is determined by the thermal noise of the front-end circuits, and as such, its value in microvolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a reduced reference voltage will improve the overall converter INL performance. The recommended range for the LTC2404/LTC2408 voltage reference is 100mV to  $V_{CC}$ .

#### **Input Voltage Range**

The converter is able to accommodate system level offset and gain errors as well as system level overrange situations due to its extended input range, see Figure 2.




Figure 2. LTC2404/LTC2408 Input Range

The LTC2404/LTC2408 converts input signals within the extended input range of  $-0.125 \cdot V_{REF}$  to  $1.125 \cdot V_{REF}$ .

For large values of  $V_{REF}$  this range is limited to a voltage range of -0.3V to ( $V_{CC}+0.3V$ ). Beyond this range the input ESD protection devices begin to turn on and the errors due to the input leakage current increase rapidly.

Input signals applied to  $V_{IN}$  may extend below ground by -300mV and above  $V_{CC}$  by 300mV. In order to limit any fault current, a resistor of up to 5k may be added in series with any channel input pin (CH0 to CH7) without affecting the performance of the device. In the physical layout, it is important to maintain the parasitic capacitance of the connection between this series resistance and the channel input pin as low as possible; therefore, the resistor should be located as close as practical to the channel input pin. The effect of the series resistance on the converter accuracy can be evaluated from the curves presented in the Analog Input/Reference Current section. In addition, a series resistor will introduce a temperature dependent offset error due to the input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if  $V_{RFF} =$ 5V. This error has a very strong temperature dependency.

#### **Output Data Format**

The LTC2404/LTC2408 serial output data stream is 32 bits long. The first 4 bits represent status information indicating the sign, input range and conversion state. The next 24 bits are the conversion result, MSB first. The remaining 4 bits are sub LSBs beyond the 24-bit level that may be included in averaging or discarded without loss of resolution.

Bit 31 (first output bit) is the end of conversion ( $\overline{EOC}$ ) indicator. This bit is available at the SDO pin during the conversion and sleep states whenever the  $\overline{CSADC}$  pin is LOW. This bit is HIGH during the conversion and goes LOW when the conversion is complete.

Bit 30 (second output bit) is a dummy bit (DMY) and is always LOW.

Bit 29 (third output bit) is the conversion result sign indicator (SIG). If  $V_{IN}$  is >0, this bit is HIGH. If  $V_{IN}$  is <0, this bit is LOW. The sign bit changes state during the zero code.

Bit 28 (forth output bit) is the extended input range (EXR) indicator. If the input is within the normal input range  $0 \le V_{IN} \le V_{REF}$ , this bit is LOW. If the input is outside the normal input range,  $V_{IN} > V_{REF}$  or  $V_{IN} < 0$ , this bit is HIGH.

The function of these bits is summarized in Table 1.

Table 1. LTC2404/LTC2408 Status Bits

Input Range	Bit 31 EOC	Bit 30 DMY	Bit 29 SIG	Bit 28 EXR
$V_{IN} > V_{REF}$	0	0	1	1
$0 < V_{IN} \le V_{REF}$	0	0	1	0
$V_{IN} = 0^{+}/0^{-}$	0	0	1/0	0
$\overline{V_{IN} < 0}$	0	0	0	1

Bit 27 (fifth output bit) is the most significant bit (MSB). Bits 27-4 are the 24-bit conversion result MSB first. Bit 4 is the least significant bit (LSB).

Bits 3-0 are sub LSBs below the 24-bit level. Bits 3-0 may be included in averaging or discarded without loss of resolution.

Data is shifted out of the SDO pin under control of the serial clock (SCK), see Figure 3. Whenever CSADC is HIGH, SDO remains high impedance and any SCK clock pulses are ignored by the internal data out shift register.

In order to shift the conversion result out of the device, CSADC must first be driven LOW. EOC is seen at the SDO pin of the device once CSADC is pulled LOW. EOC changes in real time from HIGH to LOW at the completion of a conversion. This signal may be used as an interrupt for an external microcontroller. Bit 31 (EOC) can be captured on the first rising edge of SCK. Bit 30 is shifted out of the device on the first falling edge of SCK. The final data bit (Bit 0) is shifted out on the falling edge of the 31st SCK and may be latched on the rising edge of the 32nd SCK pulse. On the falling edge of the 32nd SCK pulse. On the falling edge of the 32nd SCK pulse, SDO goes HIGH indicating a new conversion cycle has been initiated. This bit serves as EOC (Bit 31) for the next conversion cycle. Table 2 summarizes the output data format.

As long as the voltage on the  $V_{IN}$  pin is maintained within the -0.3V to  $(V_{CC}+0.3V)$  absolute maximum operating range, a conversion result is generated for any input value from  $-0.125 \cdot V_{REF}$  to  $1.125 \cdot V_{REF}$ . For input voltages greater than  $1.125 \cdot V_{REF}$ , the conversion result is clamped to the value corresponding to  $1.125 \cdot V_{REF}$ . For input voltages below  $-0.125 \cdot V_{REF}$ , the conversion result is clamped to the value corresponding to  $-0.125 \cdot V_{REF}$ .




Figure 3. Typical Data Input/Output Timing



#### **Channel Selection**

Typically,  $\overline{\text{CS}}\text{ADC}$  and  $\overline{\text{CS}}\text{MUX}$  are tied together or  $\overline{\text{CS}}\text{ADC}$  is inverted and drives  $\overline{\text{CS}}\text{MUX}$ . SCK and CLK are tied together and driven with a common clock signal. During channel selection,  $\overline{\text{CS}}\text{MUX}$  is HIGH. Data is shifted into the D<sub>IN</sub> pin on the rising edge of CLK, see Figure 3. Table 3 shows the bit combinations for channel selection. In order to enable the multiplexer output,  $\overline{\text{CS}}\text{MUX}$  must be pulled LOW. The multiplexer should be programmed after the previous conversion is complete. In order to guarantee the conversion is complete, the multiplexer addressing should be delayed a minimum  $t_{\text{CONV}}$  (approximately 133ms for a 60Hz notch) after the data out is read.

While the multiplexer is being programmed, the ADC is in a low power sleep state. Once the MUX addressing is complete, the data from the preceding conversion can be read. A new conversion cycle is initiated following the data read cycle with the analog input tied to the newly selected channel.

Table 3. Logic Table for Channel Selection

CHANNEL STATUS	EN	D2	D1	D0
All Off	0	Х	Χ	Х
CH0	1	0	0	0
CH1	1	0	0	1
CH2	1	0	1	0
CH3	1	0	1	1
CH4*	1	1	0	0
CH5*	1	1	0	1
CH6*	1	1	1	0
CH7*	1	1	1	1

<sup>\*</sup>Not used for the LTC2404.

#### Frequency Rejection Selection (F<sub>0</sub> Pin Connection)

The LTC2404/LTC2408 internal oscillator provides better than 110dB normal mode rejection at the line frequency and all its harmonics for 50Hz  $\pm 2\%$  or 60Hz  $\pm 2\%$ . For 60Hz rejection, F<sub>0</sub> (Pin 26) should be connected to GND (Pin 1) while for 50Hz rejection the F<sub>0</sub> pin should be connected to V<sub>CC</sub> (Pin 2).

Table 2. LTC2404/LTC2408 Output Data Format

Input Voltage	Bit 31 EOC	Bit 30 DMY	Bit 29 SIG	Bit 28 EXR	Bit 27 MSB	Bit 26	Bit 25	Bit 24	Bit 23	 Bit 4 LSB	Bit 3-0 SUB LSBs*
V <sub>IN</sub> > 9/8 • V <sub>REF</sub>	0	0	1	1	0	0	0	1	1	 1	Х
9/8 • V <sub>REF</sub>	0	0	1	1	0	0	0	1	1	 1	Х
V <sub>REF</sub> + 1LSB	0	0	1	1	0	0	0	0	0	 0	Х
V <sub>REF</sub>	0	0	1	0	1	1	1	1	1	 1	Х
3/4V <sub>REF</sub> + 1LSB	0	0	1	0	1	1	0	0	0	 0	Х
3/4V <sub>REF</sub>	0	0	1	0	1	0	1	1	1	 1	Х
1/2V <sub>REF</sub> + 1LSB	0	0	1	0	1	0	0	0	0	 0	Х
1/2V <sub>REF</sub>	0	0	1	0	0	1	1	1	1	 1	Х
1/4V <sub>REF</sub> + 1LSB	0	0	1	0	0	1	0	0	0	 0	Х
1/4V <sub>REF</sub>	0	0	1	0	0	0	1	1	1	 1	Х
0+/0-	0	0	1/0**	0	0	0	0	0	0	 0	Х
-1LSB	0	0	0	1	1	1	1	1	1	 1	Х
-1/8 • V <sub>REF</sub>	0	0	0	1	1	1	1	0	0	 0	Х
$V_{\rm IN} < -1/8 \bullet V_{\rm REF}$	0	0	0	1	1	1	1	0	0	 0	Х

<sup>\*</sup>The sub LSBs are valid conversion results beyond the 24-bit level that may be included in averaging or discarded without loss of resolution.

<sup>\*\*</sup>The sign bit changes state during the 0 code.

The selection of 50Hz or 60Hz rejection can also be made by driving  $F_0$  to an appropriate logic level. A selection change during the sleep or data output states will not disturb the converter operation. If the selection is made during the conversion state, the result of the conversion in progress may be outside specifications but the following conversions will not be affected.

When a fundamental rejection frequency different from 50Hz or 60Hz is required or when the converter must be synchronized with an outside source, the LTC2404/LTC2408 can operate with an external conversion clock. The converter automatically detects the presence of an external clock signal at the  $F_0$  pin and turns off the internal oscillator. The frequency  $f_{EOSC}$  of the external signal must be at least 2560Hz (1Hz notch frequency) to be detected. The external clock signal duty cycle is not significant as long as the minimum and maximum specifications for the high and low periods  $t_{HEO}$  and  $t_{LEO}$  are observed.

While operating with an external conversion clock of a frequency  $f_{EOSC}$ , the LTC2404/LTC2408 provide better than 110dB normal mode rejection in a frequency range  $f_{EOSC}/2560~\pm4\%$  and its harmonics. The normal mode rejection as a function of the input frequency deviation from  $f_{EOSC}/2560$  is shown in Figure 4.

Whenever an external clock is not present at the  $F_0$  pin the converter automatically activates its internal oscillator and enters the Internal Conversion Clock mode. The




Figure 4. LTC2404/LTC2408 Normal Mode Rejection When Using an External Oscillator of Frequency f<sub>EOSC</sub>

LTC2404/LTC2408 operation will not be disturbed if the change of conversion clock source occurs during the sleep state or during the data output state while the converter uses an external serial clock. If the change occurs during the conversion state, the result of the conversion in progress may be outside specifications but the following conversions will not be affected. If the change occurs during the data output state and the converter is in the Internal SCK mode, the serial clock duty cycle may be affected but the serial data stream will remain valid.

Table 4 summarizes the duration of each state as a function of  $F_0$ .

Table 4. LTC2404/LTC2408 State Duration

State	Operating Mode		Duration
CONVERT	Internal Oscillator	F <sub>0</sub> = LOW (60Hz Rejection)	133ms
		F <sub>0</sub> = HIGH (50Hz Rejection)	160ms
	External Oscillator	F <sub>O</sub> = External Oscillator with Frequency f <sub>EOSC</sub> kHz (f <sub>EOSC</sub> /2560 Rejection)	20480/f <sub>EOSC</sub> (In Seconds)
SLEEP			As Long As $\overline{CS}$ = HIGH Until $\overline{CS}$ = 0 and SCK $$
DATA OUTPUT	Internal Serial Clock	F <sub>0</sub> = LOW/HIGH (Internal Oscillator)	As Long As $\overline{\text{CS}}$ = LOW But Not Longer Than 1.67ms (32 SCK cycles)
		F <sub>0</sub> = External Oscillator with Frequency f <sub>EOSC</sub> kHz	As Long As $\overline{\text{CS}}$ = LOW But Not Longer Than 256/f <sub>EOSC</sub> ms (32 SCK cycles)
	External Serial Clock with Frequency f <sub>SCK</sub> kHz		As Long As $\overline{\text{CS}}$ = LOW But Not Longer Than 32/f <sub>SCK</sub> ms (32 SCK cycles)
MAXIMUM OUTPUT WORD RATE			$OWR = \frac{1}{t_{CONVERT} + t_{DATAOUTPUT}} in Hz$



#### **Using an External Clock for Faster Conversion Times**

The conversion time of the LTC2404/LTC2408 is determined by the conditions on the  $F_0$  pin. If  $F_0$  is connected to GND for 60Hz rejection, the conversion time is 133 $\mu$ s. If  $F_0$  is connected to  $V_{CC}$ , the conversion time is 160 $\mu$ s. For an externally supplied frequency of  $f_{EOSC}(kHz)$ , the conversion time is:

 $t_{CONV} = 20480/f_{EOSC}$  (kHz)

The resulting frequency rejection is:

Notch Frequency =  $8/t_{CONV}$ 

The maximum output word rate is:

$$OWR = \frac{1}{t_{CONVERT} + t_{DATAOUTPUT}} in Hz$$




Figure 5. INL vs Maximum Output Rate




Figure 6. Resolution vs Maximum Output Rate

The DC specifications are guaranteed for  $f_{EOSC}$  up to a maximum of 307.2kHz, resulting in a maximum output word rate of approximately 15Hz. However, for faster rates at reduced performance, frequencies up to 1.22MHz can be used on the  $F_0$  pin. Figures 5 and 6 show the INL and Resolution vs Output Rate.

#### **SERIAL INTERFACE**

The LTC2404/LTC2408 transmit the conversion results, program the channel selection, and receive the start of conversion command through a synchronous 4-wire interface (SCK = CLK, CSADC = CSMUX). During the conversion and sleep states, this interface can be used to assess the converter status. While in the sleep state this interface may be used to program an input channel. During the data output state it is used to read the conversion result.

#### ADC Serial Clock Input/Output (SCK)

The serial clock signal present on SCK (Pin 25) is used to synchronize the data transfer. Each bit of data is shifted out the SDO pin on the falling edge of the serial clock.

In the Internal SCK mode of operation, the SCK pin is an output and the LTC2404/LTC2408 creates its own serial clock by dividing the internal conversion clock by 8. In the External SCK mode of operation, the SCK pin is used as input. The internal or external SCK mode is selected on power-up and then reselected every time a HIGH-to-LOW transition is detected at the  $\overline{\text{CS}}\text{ADC}$  pin. If SCK is HIGH or floating at power-up or during this transition, the converter enters the internal SCK mode. If SCK is LOW at power-up or during this transition, the converter enters the external SCK mode.

#### Multiplexer Serial Input Clock (CLK)

Generally, this pin is externally tied to SCK for 4-wire operation. On the rising edge of CLK (Pin 19) with  $\overline{CSMUX}$  held HIGH, data is serially shifted into the multiplexer. If  $\overline{CSMUX}$  is LOW the CLK input will be disabled and the channel selection unchanged.

#### Serial Data Output (SDO)

The serial data output pin, SDO (Pin 24), drives the serial data during the data output state. In addition, the SDO pin



is used as an end of conversion indicator during the conversion and sleep states.

When CSADC (Pin 23) is HIGH, the SDO driver is switched to a high impedance state. This allows sharing the serial interface with other devices. If CSADC is LOW during the convert or sleep state, SDO will output EOC. If CSADC is LOW during the conversion phase, the EOC bit appears HIGH on the SDO pin. Once the conversion is complete, EOC goes LOW. The device remains in the sleep state until the first rising edge of SCK occurs while CSADC = 0.

## **ADC Chip Select Input (CSADC)**

The active LOW chip select,  $\overline{\text{CSADC}}$  (Pin 23), is used to test the conversion status and to enable the data output transfer as described in the previous sections.

In addition, the  $\overline{\text{CS}}\text{ADC}$  signal can be used to trigger a new conversion cycle before the entire serial data transfer has been completed. The LTC2404/LTC2408 will abort any serial data transfer in progress and start a new conversion cycle anytime a LOW-to-HIGH transition is detected at the  $\overline{\text{CS}}\text{ADC}$  pin after the converter has entered the data output state (i.e., after the first rising edge of SCK occurs with  $\overline{\text{CS}}\text{ADC} = 0$ ).

## Multiplexer Chip Select (CSMUX)

For 4-wire operation, this pin is tied directly to  $\overline{CS}ADC$  or the output of an inverter tied to  $\overline{CS}ADC$ .  $\overline{CS}MUX$  (Pin 20) is driven HIGH during selection of a multiplexer channel. On the falling edge of  $\overline{CS}MUX$ , the selected channel is enabled and drives MUXOUT.

## Data Input (D<sub>IN</sub>)

The data input to the multiplexer,  $D_{IN}$  (Pin 21), is used to program the multiplexer. The input channel is selected by serially shifting a 4-bit input word into the  $D_{IN}$  pin under the control of the multiplexer clock, CLK. Data is shifted into the multiplexer on the rising edge of CLK. Table 3

shows the logic table for channel selection. In order to select or change a previously programmed channel, an enable bit ( $D_{IN}=1$ ) must proceed the 3-bit channel select serial data. The user may set  $D_{IN}=0$  to continually convert on the previously selected channel.

#### **SERIAL INTERFACE TIMING MODES**

The LTC2404/LTC2408's 4-wire interface is SPI and MICROWIRE compatible. This interface offers two modes of operation. These include an internal or external serial clock. The following sections describe both of these serial interface timing modes in detail. For both cases the converter can use the internal oscillator ( $F_0 = LOW$  or  $F_0 = HIGH$ ) or an external oscillator connected to the  $F_0$  pin. Refer to Table 5 for a summary.

#### External Serial Clock (SPI/MICROWIRE Compatible)

This timing mode uses an external serial clock (SCK) to shift out the conversion result, see Figure 7. This same external clock signal drives the CLK pin in order to program the multiplexer. A single CS signal drives both the multiplexer CSMUX and converter CSADC inputs. This common signal is used to monitor and control the state of the conversion as well as enable the channel selection.

The serial clock mode is selected on the falling edge of  $\overline{\text{CS}}\text{ADC}$ . To select the external serial clock mode, the serial clock pin (SCK) must be LOW during each  $\overline{\text{CS}}\text{ADC}$  falling edge.

The serial data output pin (SDO) is Hi-Z as long as <u>CSADC</u> is HIGH. At any time during the conversion cycle, <u>CSADC</u> may be pulled <u>LOW</u> in order to <u>monitor</u> the state of the converter. While <u>CSADC</u> is LOW, <u>EOC</u> is output to the <u>SDO</u> pin. <u>EOC</u> = 1 while a conversion is in progress and <u>EOC</u> = 0 if the device is in the sleep state. Independent of <u>CSADC</u>, the device automatically enters the low power sleep state once the conversion is complete.

Table 5. LTC2404/LTC2408 Interface Timing Modes

Configuration	SCK Source	Conversion Cycle Control	Data Output Control	Connection and Waveforms
External SCK	External	CS and SCK	CS and SCK	Figures 7, 8, 9
Internal SCK	Internal	CS↓	CS↓	Figures 10, 11






Figure 7. External Serial Clock Timing Diagram

While the device is in the sleep state, prior to entering the data output state, the user may program the multiplexer. As shown in Figure 7, the multiplexer channel is selected by serial shifting a 4-bit word into the  $D_{\text{IN}}$  pin on the rising edge of CLK (CLK is tied to SCK). The first bit is an enable bit that must be HIGH in order to program a channel. The next three bits determine which channel is selected, see Table 3. On the falling edge of  $\overline{\text{CSMUX}}$ , the new channel is selected and will be valid for the first conversion performed following the data output state. Clock signals applied to the CLK pin while  $\overline{\text{CSMUX}}$  is LOW (during the data output state) will have no effect on the channel selection. Furthermore, if  $D_{\text{IN}}$  is held LOW or CLK is held LOW during the sleep state, the channel selection is unchanged.

When the device is in the sleep state ( $\overline{EOC}=0$ ), its conversion result is held in an internal static shift register. The device remains in the sleep state until the first rising edge of SCK is seen while  $\overline{CSADC}$  is LOW. Data is shifted out the SDO pin on each falling edge of SCK. This enables external circuitry to latch the output on the rising edge of SCK.  $\overline{EOC}$  can be latched on the first rising edge of SCK and the last bit of the conversion result can be latched on the 32nd rising edge of SCK. On the 32nd falling edge of SCK, the device begins a new conversion. SDO goes HIGH ( $\overline{EOC}=1$ ) indicating a conversion is in progress.

At the conclusion of the data cycle, CSADC may remain LOW and EOC monitored as an end-of-conversion interrupt. Alternatively, CSADC may be driven HIGH setting SDO to Hi-Z. As described above, CSADC may be pulled LOW at any time in order to monitor the conversion status. For each of these operations, CSMUX may be tied to CSADC without affecting the selected channel.

At the conclusion of the data output cycle, the converter enters a user transparent calibration cycle prior to actually performing a conversion on the selected input channel. This enables a 66ms (for 60Hz notch frequency) look ahead time for the multiplexer input. Following the data output cycle, the multiplexer input channel may be selected any time in this 66ms window by pulling  $\overline{\text{CSADC}}$  HIGH and serial shifting data into the  $\overline{\text{D}}_{\text{IN}}$  pin, see Figure 8.

While the device is performing the internal calibration, it is sensitive to ground current disturbances. Error currents flowing in the ground pin may lead to offset errors. If the SCK pin is toggling during the calibration, these ground disturbances will occur. The solution is to either drive the multiplexer clock input (CLK) separately from the ADC clock input (SCK), or program the multiplexer in the first 1ms following the data output cycle. The remaining 65ms may be used to allow the input signal to settle.




Figure 8. Use of Look Ahead to Program Multiplexer After Data Output




Figure 9. External Serial Clock with Reduced Data Output Length Timing Diagram

Typically, CSADC remains LOW during the data output state. However, the data output state may be aborted by pulling CSADC HIGH anytime between the first rising edge and the 32nd falling edge of SCK, see Figure 9. On the rising edge of CSADC, the device aborts the data output state and immediately initiates a new conversion. This is useful for systems not requiring all 32 bits of output data, aborting an invalid conversion cycle or synchronizing the start of a conversion.

#### **Internal Serial Clock**

This timing mode uses an internal serial clock to shift out the conversion result and program the multiplexer, see Figure 10. A  $\overline{CS}$  signal directly drives the  $\overline{CS}$ ADC input, while the inverse of  $\overline{CS}$  drives the  $\overline{CS}$ MUX input. The  $\overline{CS}$  signal is used to monitor and control the state of the conversion cycles as well as enable the channel selection. The multiplexer is programmed during the data output






Figure 10. Internal Serial Clock Timing Diagram

state. The internal serial clock (SCK) generated by the ADC is applied to the multiplexer clock input (CLK).

In order to select the internal serial clock timing mode, the serial clock pin (SCK) must be floating (Hi-Z) or pulled HIGH prior to the falling edge of  $\overline{CSADC}$ . The device will not enter the internal serial clock mode if SCK is driven LOW on the falling edge of  $\overline{CSADC}$ . An internal weak pull-up resistor is active on the SCK pin during the falling edge of  $\overline{CSADC}$ ; therefore, the internal serial clock timing mode is automatically selected if SCK is not externally driven.

The serial data output pin (SDO) is Hi-Z as long as  $\overline{CS}ADC$  is HIGH. At any time during the conversion cycle,  $\overline{CS}ADC$  may be pulled LOW in order to monitor the state of the converter. Once  $\overline{CS}ADC$  is pulled LOW, SCK goes LOW and  $\overline{EOC}$  is output to the  $\overline{SDO}$  pin.  $\overline{EOC}$  = 1 while a conversion is in progress and  $\overline{EOC}$  = 0 if the device is in the sleep state.

When testing EOC, if the conversion is complete (EOC = 0), the device will exit the sleep state and enter the data output

state if  $\overline{\text{CS}}\text{ADC}$  remains LOW. In order to prevent the device from exiting the low power sleep state,  $\overline{\text{CS}}\text{ADC}$  must be pulled HIGH before the first rising edge of SCK. In the internal SCK timing mode, SCK goes HIGH and the device begins outputting data at time  $t_{\text{EOCtest}}$  after the falling edge of  $\overline{\text{CS}}\text{ADC}$  (if  $\overline{\text{EOC}}=0$ ) or  $t_{\text{EOCtest}}$  after  $\overline{\text{EOC}}$  goes LOW (if  $\overline{\text{CS}}\text{ADC}$  is LOW during the falling edge of  $\overline{\text{EOC}}$ ). The value of  $t_{\text{EOCtest}}$  is 23µs if the device is using its internal oscillator (F<sub>0</sub> = logic LOW or HIGH). If F<sub>0</sub> is driven by an external oscillator of frequency  $t_{\text{EOSC}}$ , then  $t_{\text{EOCtest}}$  is 3.6/ $t_{\text{EOSC}}$ . If  $\overline{\text{CS}}\text{ADC}$  is pulled HIGH before time  $t_{\text{EOCtest}}$ , the device remains in the sleep state. The conversion result is held in the internal static shift register.

If  $\overline{\text{CS}}\text{ADC}$  remains LOW longer than  $t_{\text{EOCtest}}$ , the first rising edge of SCK will occur and the conversion result is serially shifted out of the SDO pin. The data output cycle begins on this first rising edge of SCK and concludes after the 32nd rising edge. Data is shifted out the SDO pin on each falling edge of SCK. The internally generated serial clock is output

to the SCK pin. This signal may be used to shift the conversion result into external circuitry.  $\overline{EOC}$  can be latched on the first rising edge of SCK and the last bit of the conversion result on the 32nd rising edge of SCK. After the 32nd rising edge, SDO goes HIGH ( $\overline{EOC}$  = 1), SCK stays HIGH, and a new conversion starts.

While operating in the internal serial clock mode, the SCK output of the ADC may be used as the multiplexer clock (CLK).  $D_{IN}$  is latched into the multiplexer on the rising edge of CLK. As shown in Figure 10, the multiplexer channel is selected by serial shifting a 4-bit word into the  $D_{IN}$  pin on the rising edge of CLK. The first bit is an enable bit which must be HIGH in order to program a channel. The next three bits determine which channel is selected, see Table 3. On the rising edge of  $\overline{CSADC}$  (falling edge of  $\overline{CSMUX}$ ), the new channel is selected and will be valid for the next conversion. If  $D_{IN}$  is held LOW during the data output state, the previous channel selection remains valid.

Typically,  $\overline{\text{CS}}\text{ADC}$  remains LOW during the data output state. However, the data output state may be aborted by pulling  $\overline{\text{CS}}\text{ADC}$  HIGH anytime between the first and 32nd rising edge of SCK, see Figure 11. On the rising edge of  $\overline{\text{CS}}\text{ADC}$ , the device aborts the data output state and immediately initiates a new conversion. This is useful for systems not requiring all 32 bits of output data, aborting an invalid conversion cycle, or synchronizing the start of a conversion. If  $\overline{\text{CS}}\text{ADC}$  is pulled HIGH while the converter is driving SCK LOW, the internal pull-up is not available to restore SCK to a logic HIGH state. This will cause the device to exit the internal serial clock mode on the next falling edge of  $\overline{\text{CS}}\text{ADC}$ . This can be avoided by adding an external 10k pull-up resistor to the SCK pin or by never pulling  $\overline{\text{CS}}\text{ADC}$  HIGH when SCK is LOW.

Whenever SCK is LOW, the LTC2404/LTC2408's internal pull-up at pin SCK is disabled. Normally, SCK is not externally driven if the device is in the internal SCK timing




Figure 11. Internal Serial Clock with Reduced Data Output Length Timing Diagram



mode. However, certain applications may require an external driver on SCK. If this driver goes Hi-Z after outputting a LOW signal, the LTC2404/LTC2408's internal pull-up remains disabled. Hence, SCK remains LOW. On the next falling edge of  $\overline{CS}ADC$ , the device is switched to the external SCK timing mode. By adding an external 10k pull-up resistor to SCK, this pin goes HIGH once the external driver goes Hi-Z. On the next  $\overline{CS}ADC$  falling edge, the device will remain in the internal SCK timing mode.

A similar situation may occur during the sleep state when  $\overline{\text{CS}}\text{ADC}$  is pulsed HIGH-LOW-HIGH in order to test the conversion status. If the device is in the sleep state  $(\overline{\text{EOC}} = 0)$ , SCK will go LOW. Once  $\overline{\text{CS}}\text{ADC}$  goes HIGH (within the time period defined above as  $t_{\text{EOCtest}}$ ), the internal pull-up is activated. For a heavy capacitive load on the SCK pin, the internal pull-up may not be adequate to return SCK to a HIGH level before  $\overline{\text{CS}}\text{ADC}$  goes LOW again. This is not a concern under normal conditions where  $\overline{\text{CS}}\text{ADC}$  remains LOW after detecting  $\overline{\text{EOC}} = 0$ . This situation is easily avoided by adding an external 10k pull-up resistor to the SCK pin.

#### **DIGITAL SIGNAL LEVELS**

The LTC2404/LTC2408's digital interface is easy to use. Its digital inputs ( $F_0$ ,  $\overline{CS}ADC$ ,  $\overline{CS}MUX$ , CLK,  $D_{IN}$  and SCK in External SCK mode of operation) accept standard TTL/CMOS logic levels and can tolerate edge rates as slow as 100 $\mu$ s. However, some considerations are required to take advantage of exceptional accuracy and low supply current.

The digital output signals (SDO and SCK in Internal SCK mode of operation) are less of a concern because they are not generally active during the conversion state.

In order to preserve the accuracy of the LTC2404/LTC2408, it is very important to minimize the ground path impedance which may appear in series with the input and/or reference signal and to reduce the current which may flow through this path. Pin 6 (GND) should be connected to a low resistance ground plane through a minimum length trace. The use of multiple via holes is recommended to further reduce the connection resistance. The LTC2404/LTC2408's power supply current flowing through the  $0.01\Omega$  resistance of the common ground pin will develop

a  $2.5\mu V$  offset signal. For a reference voltage  $V_{REF}$  = 2.5V, this represents a 1ppm offset error.

In an alternative configuration, Pin 6 (GND) of the converter can be the single-point-ground in a single point grounding system. The input signal ground, the reference signal ground, the digital drivers ground (usually the digital ground) and the power supply ground (the analog ground) should be connected in a star configuration with the common point located as close to Pin 6 as possible.

The power supply current during the conversion state should be kept to a minimum. This is achieved by restricting the number of digital signal transitions occurring during this period.

While a digital input signal is in the 0.5V to  $(V_{CC}-0.5V)$  range, the CMOS input receiver draws additional current from the power supply. It should be noted that, when any one of the digital input signals  $(F_0, \overline{CS}ADC, \overline{CS}MUX, D_{IN}, CLK$  and SCK in External SCK mode of operation) is within this range, the LTC2404/LTC2408 power supply current may increase even if the signal in question is at a valid logic level. For micropower operation and in order to minimize the potential errors due to additional ground pin current, it is recommended to drive all digital input signals to full CMOS levels  $[V_{IL} < 0.4V$  and  $V_{OH} > (V_{CC} - 0.4V)]$ .

Severe ground pin current disturbances can also occur due to the undershoot of fast digital input signals. Undershoot and overshoot can occur because of the impedance mismatch at the converter pin when the transition time of an external control signal is less than twice the propagation delay from the driver to LTC2404/LTC2408. For reference, on a regular FR-4 board, signal propagation velocity is approximately 183ps/inch for internal traces and 170ps/inch for surface traces. Thus, a driver generating a control signal with a minimum transition time of 1ns must be connected to the converter pin through a trace shorter than 2.5 inches. This problem becomes particularly difficult when shared control lines are used and multiple reflections may occur. The solution is to carefully terminate all transmission lines close to their characteristic impedance.

Parallel termination near the LTC2404/LTC2408 input pins will eliminate this problem but will increase the driver

power dissipation. A series resistor between  $27\Omega$  and  $56\Omega$  placed near the driver or near the LTC2404/LTC2408 pin will also eliminate this problem without additional power dissipation. The actual resistor value depends upon the trace impedance and connection topology.

#### **Driving the Input and Reference**

The analog input and reference of the typical delta-sigma analog-to-digital converter are applied to a switched capacitor network. This network consists of capacitors switching between the analog input (ADCIN), ground and the reference ( $V_{REF}$ ). The result is small current spikes seen at both ADCIN and  $V_{REF}$ . A simplified input equivalent circuit is shown in Figure 12.

The key to understanding the effects of this dynamic input current is based on a simple first order RC time constant model. Using the internal oscillator, the internal switched capacitor network of the LTC2404/LTC2408 is clocked at 153,600Hz corresponding to a 6.5µs sampling period. Fourteen time constants are required each time a capacitor is switched in order to achieve 1ppm settling accuracy.

Therefore, the equivalent time constant at  $V_{IN}$  and  $V_{REF}$  should be less than  $6.5\mu s/14 = 460ns$  in order to achieve 1ppm accuracy.

## Input Current (V<sub>IN</sub>)

If complete settling occurs on the input, conversion results will be uneffected by the dynamic input current. If the settling is incomplete, it does not degrade the linearity

performance of the device. It simply results in an offset/full-scale shift, see Figure 13. To simplify the analysis of input dynamic current, two separate cases are assumed: large capacitance at  $V_{IN}$  ( $C_{IN} > 0.01 \mu F$ ) and small capacitance at  $V_{IN}$  ( $C_{IN} < 0.01 \mu F$ ).

If the total capacitance at  $V_{IN}$  (see Figure 14) is small (<0.01 $\mu$ F), relatively large external source resistances (up to 20k for 20pF parasitic capacitance) can be tolerated without any offset/full-scale error. Figures 15 and 16 show a family of offset and full-scale error curves for various




Figure 13. Offset/Full-Scale Shift




Figure 14. An RC Network at CH0 to CH7




Figure 12. LTC2404/LTC2408 Equivalent Analog Input Circuit






Figure 15. Offset vs R<sub>SOURCE</sub> (Small C)




Figure 16. Full-Scale Error vs R<sub>SOURCE</sub> (Small C)

small valued input capacitors ( $C_{IN}$  < 0.01 $\mu$ F) as a function of input source resistance.

For large input capacitor values ( $C_{IN} > 0.01 \mu F$ ), the input spikes are averaged by the capacitor into a DC current. The gain shift becomes a linear function of input source resistance independent of input capacitance, see Figures 17 and 18. The equivalent input impedance is  $1.66 M \Omega$ . This results in  $\pm 1.5 \mu A$  of input dynamic current at the extreme values of  $V_{IN}$  ( $V_{IN} = 0V$  and  $V_{IN} = V_{REF}$ , when  $V_{REF} = 5V$ ). This corresponds to a 0.3ppm shift in offset and full-scale readings for every  $1\Omega$  of input source resistance.

While large capacitance applied to one of the multiplexer channel inputs may result in offset/full-scale shifts, large




Figure 17. Offset vs R<sub>SOURCE</sub> (Large C)




Figure 18. Full-Scale Error vs R<sub>SOURCE</sub> (Large C)

capacitance applied to the MUXOUT/ADCIN results in linearity errors. The  $75\Omega$  on-resistance of the multiplexer switch is nonlinear with input voltage. If the capacitance at node MUXOUT/ADCIN is less than  $0.01\mu F$ , the linearity is not degraded. On the other hand, excessive capacitance (>0.01 $\mu F$ ) results in incomplete settling as a function of the multiplexer on-resistance. Hence, the nonlinearity of the multiplexer switch is seen in the overall transfer characteristic.

In addition to the input current spikes, the input ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA ( $\pm 10$ nA max), results in a fixed offset shift of  $10\mu V$  for a 10k source resistance.

#### Reference Current (V<sub>REF</sub>)

Similar to the analog input, the reference input has a dynamic input current. This current has negligible effect on the offset. However, the reference current at  $V_{IN} = V_{REF}$  is similar to the input current at full-scale. For large values of reference capacitance ( $C_{VREF} > 0.01 \mu F$ ), the full-scale error shift is  $0.3 ppm/\Omega$  of external reference resistance independent of the capacitance at  $V_{REF}$ , see Figure 19. If the capacitance tied to  $V_{REF}$  is small ( $C_{VREF} < 0.01 \mu F$ ), an input resistance of up to 20k (20pF parasitic capacitance at  $V_{REF}$ ) may be tolerated, see Figure 20.

Unlike the analog input, the integral nonlinearity of the device can be degraded with excessive external RC time

constants tied to the reference input. If the capacitance at node  $V_{REF}$  is small ( $C_{VREF} < 0.01 \mu F$ ), the reference input can tolerate large external resistances without reduction in INL, see Figure 21. If the external capacitance is large ( $C_{VREF} > 0.01 \mu F$ ), the linearity will be degraded by  $0.15 ppm/\Omega$  independent of capacitance at  $V_{REF}$ , see Figure 22.

In addition to the dynamic reference current, the  $V_{REF}$  ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA ( $\pm 10$ nA max), results in a fixed full-scale shift of  $10\mu V$  for a 10k source resistance.




Figure 19. Full-Scale Error vs R<sub>VREF</sub> (Large C)




Figure 20. Full-Scale Error vs R<sub>VREF</sub> (Small C)




Figure 21. INL Error vs R<sub>VREF</sub> (Small C)




Figure 22. INL Error vs R<sub>VREF</sub> (Large C)



#### ANTIALIASING

One of the advantages delta-sigma ADCs offer over conventional ADCs is on-chip digital filtering. Combined with a large oversampling ratio, the LTC2404/LTC2408 significantly simplify antialiasing filter requirements.

The digital filter provides very high rejection except at integer multiples of the modulator sampling frequency ( $f_S$ ), see Figure 23. The modulator sampling frequency is 256 •  $F_O$ , where  $F_O$  is the notch frequency (typically 50Hz or 60Hz). The bandwidth of signals not rejected by the digital filter is narrow ( $\approx$  0.2%) compared to the bandwidth of the frequencies rejected.

As a result of the oversampling ratio (256) and the digital filter, minimal (if any) antialias filtering is required in front of the LTC2404/LTC2408. If passive RC components are placed in front of the LTC2404/LTC2408, the input dynamic current should be considered (see Input Current section). In cases where large effective RC time constants are used, an external buffer amplifier may be required to minimize the effects of input dynamic current.

The modulator contained within the LTC2404/LTC2408 can handle large-signal level perturbations without saturating. Signal levels up to 40% of  $V_{REF}$  do not saturate the analog modulator. These signals are limited by the input ESD protection to 300mV below ground and 300mV above  $V_{CG}. \label{eq:vcg}$ 




Figure 23. Sinc<sup>4</sup> Filter Rejection

## The LTC2408's Resolution and Accuracy Allows You to Measure Points in a Ladder of Sensors

In many industrial processes, for example, cracking towers in petroleum refineries, a group of temperature measurements must be related to one another. A series of platinum RTDs that sense slow changing temperatures can be configured into a resistive ladder, using the LTC2408 to sense each node. This approach allows a single excitation current passed through the entire ladder, reducing total supply current consumption. In addition, this approach requires only one high precision resistor, thereby reducing cost. A group of up to seven temperatures can be measured as a group by a single LTC2408 in a loop-powered remote acquisition unit. In the example shown in Figure 24, the excitation current is 240 $\mu$ A at 0°C. The LTC2408 requires 300 $\mu$ A, leaving nearly 3.5mA for the remainder of the remote transmitter.

The resistance of any of the RTDs (PT1 to PT7) is determined from the voltage across it, as compared to the voltage drop across the reference resistor (R1). This is a ratiometric implementation where the voltage drop across R1 is given by  $V_{REF}-V_{CH1}$ . Channel 7 is used to measure the voltage on a representative length of wire. If the same type and length of wire is used for all connections, then errors associated with the voltage drops across all wiring can be removed in software. The contribution of wiring drop can be scaled if wire lengths are not equal.

Gain can be added to this circuit as the total voltage drop across all the RTDs is small compared to ADC full-scale range. The maximum recommended gain is 40, as limited by both amplifier noise contribution, as well as the maximum voltage developed at CHO when all sensors are at the maximum temperature specified for platinum RTDs.

Adding gain requires that one of the resistors (PT1 to PT7) be a precision resistor in order to eliminate the error associated with the gain setting resistors R2 and R3. Note, that if a precision ( $100\Omega$  to  $400\Omega$ ) resistor is used in place of one of the RTDs (PT7 recommended), R1 does not need to be a high precision resistor. Although the substitution of a precision reference resistor for an RTD to determine gain may suggest that R2 and R3 (and R1) need not be precise, temperature fluctuations due to airflow may appear as noise that cannot be removed in firmware. Conse-




Figure 24. Measuring Up to Seven RTD Temperatures with One Reference Resistor and One Reference Current

quently, these resistors should be low temperature coefficient devices. The use of higher resistance RTDs is not recommended in this topology, although the inclusion of one  $1000\Omega$  RTD at the top on the ladder will have minimal impact on the lower elements. The same caveat applies to fast changing temperatures. Any fast changing sensors should be at the top of the ladder.

## The LTC2408's Uncommitted Multiplexer Finds Use in a Programmable Gain Scheme

If the multiplexer in the LTC2408 is not committed to channel selection, it can be used to select various signal-processing options such as different gains, filters or attenuator characteristics. In Figure 25, the multiplexer is shown selecting different taps on an R/2R ladder in the feedback loop of an amplifier. This example allows selection of gain from 1 to 128 in binary steps. Other feedback networks could be used to provide gains tailored for specific purposes. (For example, 1x, 1.1x, 1.41x, 2x, 2.028x, 5x, 10x, 40x, etc.) Alternatively, different bandpass

characteristics or signal inversion/noninversion could be selected. The R/2R ladder can be purchased as a network to ensure tight temperature tracking. Alternatively, resistors in a ladder or as separate dividers can be assembled from discrete resistors. In the configuration shown, the channel resistance of the multiplexer does not contribute much to the error budget, as only input op amp current flows through the switch. The LTC1050 was chosen for its low input current and offset voltage, as well as its ability to drive the input of a  $\Delta\Sigma$  ADC.

#### Insert Gain or Buffering After the Multiplexer

Separate MUXOUT and ADCIN terminals permit insertion of a gain stage between the MUX and the ADC. If passive filtering is used at the input to the ADC, a buffer amplifier is strongly recommended to avoid errors resulting from the dynamic ADC input current. If antialiasing is required, it should be placed at the input to the MUX. If bandwidth limiting is required to improve noise performance, a filter with a –3dB point at 1500Hz will reduce the effective total






Figure 25. Using the Multiplexer to Produce Programmable Gains of 1 to 128




Figure 26. Inserting Gain Between the Multiplexer and the ADC Input

noise bandwidth of the system to 6Hz. The noise bandwidth of the LTC2408 without any input bandwidth limiting is approximately 150Hz. A roll-off at 1500Hz eliminates all higher order images of the base bandwidth of 6Hz. In the example shown, the optional bandwidthlimiting filter has a – 3dB point at 1450Hz. This filter can be inserted after the multiplexer provided that higher source impedance prior to the multiplexer does not reduce the -3dB frequency, extending settling time, and resulting in charge sharing between samples. The settling time of this filter to 20+ bits of accuracy is less than 2ms. In the presence of external wideband noise, this filter reduces the apparent noise by a factor of 5. Note that the noise bandwidth for noise developed in the amplifier is 150Hz. In the example shown, the gain of the amplifier is set to 40, the point at which amplifier noise gain dominates the LTC2408 noise. Input voltage range as shown is then 0V to 125mV DC. The recommended capacitor at C2 for a gain of 40 would be 560pF.

## Interfacing the LTC2404/LTC2408 to the 68HC11 Microcontroller

The listing in Figure 28 is a simple assembler routine for the 68HC11 microcontroller. It uses PORT D, configuring it for SPI data transfer between the controller and the LTC2408. The program shows how to select and enable a MUX channel and retrieve conversion data. Figure 27 shows the simple 4-wire SPI connection.

\* This example program loads multiplexer channels selection data into ' \* the LTC2408's internal MUX and then transfers the LTC2408's 32-bit output conversion result to four consecutive 8-bit memory locations. \* 68HC11 register definitions **PORTD** EQU \$1008 Port D data register " - , - , SS\* , ČSK ; MOSI, MISO, TxD , RxD " EQU DDRD \$1009 Port D data direction register SPCR EQU \$1028 SPI control register "SPIE,SPE,DWOM,MSTR;SPOL,CPHA,SPR1,SPR0" EQU \$1029 **SPSR** SPI status register "SPIF,WCOL, - ,MODF; - , - , - . - " **SPDR** EQU \$102A SPI data register; Read-Buffer; Write-Shifter

The code begins by declaring variables and allocating four memory locations to store the 32-bit conversion result and a fifth location to store the MUX channel address. This is followed by initializing PORT D's SPI configuration. The program then enters the main sequence. It begins by sending the MUX channel data. It then activates the LTC2408's serial interface by setting the SS output low, sending a logic low to CSADC/CSMUX. This also activates the selected MUX channel. It next waits in a loop for a logic low on the data line, signifying end-of-conversion. After the loop is satisfied, four SPI transfers are completed, retrieving the conversion. The main sequence ends by setting SS high. This places the LTC2408's serial interface in a high impedance state and initiates another conversion. The program in Figure 30 modifies the MUX channel selection routine in Figure 28's listing for selection of 16 channels. Figure 29 shows the connections between the LTC1391, LTC2408 and the 68HC11 controller.




Figure 27. Connecting the LTC2408 to a 68HC11 MCU Using the SPI Serial Interface



\* RAM variables to hold the LTC2408's 32 conversion result

DIN1 DIN2 DIN3 DIN4 MUX	EQU EQU EQU EQU EQU	\$00 \$01 \$02 \$03 \$04	This memo This memo This memo	ry location holds the LTC2408's bits 31 - 24 ry location holds the LTC2408's bits 23 - 16 ry location holds the LTC2408's bits 15 - 08 ry location holds the LTC2408's bits 07 - 00 ry location holds the MUX address data
		******	******	**
	DATA Routi	ne ******	******	**
*	ODC	ФС000	Drogram of	out location
*	ORG LDS	\$C000 \$CFFF		art location ige RAM, beginning location of stack
INIT1	LDAA	#\$2F	-,-,1,0;1,1,	
	STAA	PORTD		i, SCK-Lo, MOSI-Hi, MISO-Hi, X, X a logic high when DDRD, bit 5 is set
	LDAA	#\$38 DDDD	-,-,1,1;1,0,0	
*	STAA	DDRD		MOSI are configured as Outputs , RxD are configured as Inputs
* DDRD's l			's SS* pin is	s a general output
	LDAA STAA	#\$50 SPCR	The SPI is	configured as Master, CPHA = 0, CPOL = 0
*				ck rate is E/2
*				nes an E-Clock frequency of 4MHz. For higher quencies, change the above value of \$50 to a
*	DOLLY			ensures the SCK frequency is 2MHz or less.)
GETDATA	PSHX PSHY			
	PSHA	# <b>¢</b> 0	The V regio	tor is used as a pointer to the manner.
*	LDX	#\$0		ter is used as a pointer to the memory nat hold the conversion data
*	LDY	#\$1000		
******	******	******	***	
		ds data to the		
		MUX channe		
*		******		
	LDAA ORAA	\$MUX #\$08	Retrieve MI	UX address X's ENABLE bit
	STAA	SPDR	Transfer Ad	ccum. A contents to SPI register to initiate
* WAITMUX	ΙΠΔΑ	SPSR	serial trans	fer nsfer status
WATTWOK	LDIVI	BPL		If the transfer is not finished, read status
* * * * * * * * * *	*****	******	******	**
	e LTC2408			*
*******	******	******	******	**
	BCLR	PORTD,Y %	600100000	This sets the SS* output bit to a logic
*				low, selecting the LTC2408
******	*****	******	******	**
	short loop v	vaits for the n to finish b	oforo	*
	he SPI data	transfer		*
*******	******	******	******	**
CONVEND	LDAA	PORTD		Retrieve the contents of port D
*	ANDA	#%000001	00	Look at bit 2
*				Bit 2 = Hi; the LTC2408's conversion is not complete
*	DNE	COMMEND		Bit 2 = Lo; the LTC2408's conversion is complete
*	BNE	CONVEND		Branch to the loop's beginning while bit 2 remains high



•					
******					
* The SPI data transfer					
			******		
*					
TRFLP1	LDAA	#\$0	Load accumulator A with a null byte for SPI transfer		
	STAA	SPDR	This writes the byte into the SPI data register and		
*			starts the transfer		
WAIT1	LDAA	SPSR	This loop waits for the SPI to complete a serial		
*		0. 0	transfer/exchange by reading the SPI Status Register		
	BPL		WAIT1 The SPIF (SPI transfer complete flag) bit is the SPSR's		
*	2		MSB and is set to one at the end of an SPI transfer. The		
*			branch will occur while SPIF is a zero.		
	LDAA	SPDR	Load accumulator A with the current byte of LTC2408 data		
*			that was just received		
	STAA	0.X	Transfer the LTC2408's data to memory		
	INX	-,	Increment the pointer		
	CPX		#DIN4+1 Has the last byte been transferred/exchanged?		
	BNE		TRFLP1 If the last byte has not been reached, then proceed to		
*			the next byte for transfer/exchage		
	BSET	PORTD Y	%00100000 This sets the SS* output bit to a logic		
*			high, de-selecting the LTC2408		
	PULA		Restore the A register		
	PULY		Restore the Y register		
	PULX		Restore the X register		
	RTS				

Figure 28. LTC2408-68HC11 MCU Digital Interface Routine




Figure 29. Combining the LTC2408 with the LTC1391 for 16 Input Channels



+		******	*************
^			,
* This exar	mple progra	m loads mul	tiplexer channels selection data into
* either the	e LTC2408's	internal MU	X or an external LTC1391 MUX. It then
* transfers	the LTC240	18's 32-hit o	utput conversion result to four
		mory location	
*	iivo o bit iiio	inory locatio	nio.
*			
*			
******	******	*****	******
	register defi		*
*****	******	*****	******
*			
PORTD	EQU	\$1008	Port D data register
*	-40	ψ.σσσ	" - , - , SS* ,CSK ;MOSI,MISO,TxD ,RxD "
DDRD	EQU	\$1009	Port D data direction register
SPCR	EQU	\$1003	SPI control register
SFUN *	EQU	φ1020	
0000	F011	<b>#</b> 4000	"SPIE,SPE ,DWOM,MSTR;SPOL,CPHA,SPR1,SPR0"
SPSR	EQU	\$1029	SPI status register
*			"SPIF,WCOL, - ,MODF; - , - , - , - "
SPDR	EQU	\$102A	SPI data register; Read-Buffer; Write-Shifter
*			
* RAM var	iables to hol	d the LTC24	08's 32 conversion result
*			
DIN1	EQU	\$00	This memory location holds the LTC2408's bits 31 - 24
DIN2	EQU	\$01	This memory location holds the LTC2408's bits 23 - 16
DIN2	EQU	\$02	This memory location holds the LTC2408's bits 25 - 16
		:	
DIN4	EQU	\$03	This memory location holds the LTC2408's bits 07 - 00
MUX	EQU	\$04	This memory location holds the MUX address data
*			
******	******	*****	******
* Start GE	TDATA Rout	ine	*
******	******	*****	******
*			
	ORG	\$C000	Program start location
INIT1	LDAA	#\$2F	-,-,1,0;1,1,1,1
*	LUAA	// ΨΖ1	-, -, SS*-Hi, SCK-Lo, MOSI-Hi, MISO-Hi, X, X
	CTAA	DODTD	Veens CC* a logic high when DDDD hit 5 is not
	STAA	PORTD	Keeps SS* a logic high when DDRD, bit 5 is set
	LDAA	#\$38	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0
			Keeps SS* a logic high when DDRD, bit 5 is set -,-1,1;1,0,0,0 SS* , SCK, MOSI are configured as Outputs
*	LDAA	#\$38	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0
* * DDRD's	LDAA STAA	#\$38 DDRD	Keeps SS* a logic high when DDRD, bit 5 is set -,-1,1;1,0,0,0 SS* , SCK, MOSI are configured as Outputs
* * DDRD's	LDAA STAA	#\$38 DDRD	Keeps SS* a logic high when DDRD, bit 5 is set -,-1,1;1,0,0,0 SS* , SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs
* * DDRD's	LDAA STAA bit 5 is a 1 s	#\$38 DDRD o that port D	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS* , SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs 3's SS* pin is a general output
* * DDRD's	LDAA STAA bit 5 is a 1 s LDAA	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0
* * DDRD's	LDAA STAA bit 5 is a 1 s LDAA	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2
* * DDRD's	LDAA STAA bit 5 is a 1 s LDAA	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher
*     * DDRD's       *     *     *	LDAA STAA bit 5 is a 1 s LDAA	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TXD, RXD are configured as Inputs o's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher
* * DDRD's  * * * * * GETDATA	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TXD, RXD are configured as Inputs o's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TXD, RXD are configured as Inputs o's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA	#\$38 DDRD o that port E #\$50 SPCR	Keeps SS* a logic high when DDRD, bit 5 is set -,-1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs D's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY	#\$38 DDRD o that port E #\$50	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TXD, RXD are configured as Inputs o's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA	#\$38 DDRD o that port E #\$50 SPCR	Keeps SS* a logic high when DDRD, bit 5 is set -,-1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs D's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA	#\$38 DDRD o that port E #\$50 SPCR	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)
* * *	LDAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX	#\$38 DDRD o that port E #\$50 SPCR	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)
* * GETDATA *	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)
* * GETDATA  * * *****************************	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data
* * GETDATA  * * * * * * * * * * * * The next	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data
* * GETDATA   * * * ******** * The next * LTC2408	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data
* * GETDATA   * * * ******** * The next * LTC2408	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data
* * GETDATA   * * * ******** * The next * LTC2408	PSHX PSHY PSHA LDX LDY ***********************************	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data
* * GETDATA   * * * ******** * The next * LTC2408	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set,-1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data  **********************************
* * GETDATA   * * * ******** * The next * LTC2408	PSHX PSHY PSHA LDX LDY ***********************************	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data
* * GETDATA   * * * ******** * The next * LTC2408	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set,-1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data  **********************************
* * GETDATA   * * * ******** * The next * LTC2408	DAA STAA bit 5 is a 1 s LDAA STAA PSHX PSHY PSHA LDX LDY ***********************************	#\$38 DDRD o that port E #\$50 SPCR #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set,-1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data  ***********  Retrieve MUX address Save contents of Accum. A Is the MUX address in the low nibble
* * GETDATA   * * * ******** * The next * LTC2408	PSHX PSHY PSHA LDX LDY routine sen an sets its	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data  ***********  Retrieve MUX address Save contents of Accum. A Is the MUX address in the low nibble If it is, branch to enable the LTC2408's internal MUX
* * GETDATA   * * * ******** * The next * LTC2408	PSHX PSHY PSHA LDX LDY routine sens an sets its the subal ble tba	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data  ***********  Retrieve MUX address Save contents of Accum. A Is the MUX address in the low nibble If it is, branch to enable the LTC2408's internal MUX Restore contents of Accum. A
* * GETDATA   * * * ******** * The next * LTC2408	PSHX PSHY PSHA LDX LDY routine sen an sets its	#\$38 DDRD o that port E #\$50 SPCR #\$0 #\$1000 **********************************	Keeps SS* a logic high when DDRD, bit 5 is set -,-,1,1;1,0,0,0 SS*, SCK, MOSI are configured as Outputs MISO, TxD, RxD are configured as Inputs O's SS* pin is a general output  The SPI is configured as Master, CPHA = 0, CPOL = 0 and the clock rate is E/2 (This assumes an E-Clock frequency of 4MHz. For higher E-Clock frequencies, change the above value of \$50 to a value that ensures the SCK frequency is 2MHz or less.)  The X register is used as a pointer to the memory locations that hold the conversion data  ***********  Retrieve MUX address Save contents of Accum. A Is the MUX address in the low nibble If it is, branch to enable the LTC2408's internal MUX



ENLWMX MUXSPI	TBA ORAA STAA	#\$08 SPDR	Set the MU	ntents of Accum. A X's ENABLE bit ccum. A contents to SPI register to initiate
* WAITMUX	LDAA	SPSR BPL		fer nsfer status If the transfer is not finished, read status
* * * * * * * * * * * * * * * * * * * *	*****	******	*****	**
	ne LTC2408			*
******	******	******	******	**
* *	BCLR	PORTD,Y %	%00100000	This sets the SS* output bit to a logic low, selecting the LTC2408
******	*****	*****	*****	**
	short loop v			*
		n to finish b	efore	*
******	he SPI data	*****	******	**
*				
CONVEND		PORTD	00	Retrieve the contents of port D
*	ANDA	#%000001	00	Look at bit 2 Bit 2 = Hi; the LTC2408's conversion is not
*				complete
*				Bit 2 = Lo; the LTC2408's conversion is complete
*	BNE	CONVEND		Branch to the loop's beginning while bit 2 remains high
*				nigii
			******	**
* The SPI	data transfer	-		*
* The SPI	data transfer	-	******* ****	*
* The SPI	data transfer	-	******	*
* The SPI (	data transfer	******	********** Load accur This writes	*  ** nulator A with a null byte for SPI transfer the byte into the SPI data register and
* The SPI ( ********  * TRFLP1	data transfer ******** LDAA STAA	#\$0 SPDR	Load accur This writes starts the ti	*  **  nulator A with a null byte for SPI transfer the byte into the SPI data register and ransfer
* The SPI (	data transfer ******* LDAA	******* #\$0	Load accur This writes starts the to This loop w	*  **  nulator A with a null byte for SPI transfer the byte into the SPI data register and ransfer vaits for the SPI to complete a serial
* The SPI ( ********  * TRFLP1	data transfer ******** LDAA STAA	#\$0 SPDR	Load accur This writes starts the to This loop w transfer/exi WAIT1 The	* **  **  nulator A with a null byte for SPI transfer the byte into the SPI data register and ransfer raits for the SPI to complete a serial change by reading the SPI Status Register SPIF (SPI transfer complete flag) bit is the SPSR's
* The SPI ( ********  * TRFLP1	data transfer	#\$0 SPDR	Load accur This writes starts the ti This loop w transfer/exi WAIT1 The MSB and is	* **  **  nulator A with a null byte for SPI transfer the byte into the SPI data register and ransfer raits for the SPI to complete a serial change by reading the SPI Status Register SPIF (SPI transfer complete flag) bit is the SPSR's set to one at the end of an SPI transfer. The
* The SPI ( ********  * TRFLP1	data transfer *******  LDAA STAA  LDAA BPL	#\$0 SPDR SPSR	Load accur This writes starts the tr This loop w transfer/ex WAIT1 The MSB and is branch will	* ** ** ** ** ** nulator A with a null byte for SPI transfer the byte into the SPI data register and ransfer vaits for the SPI to complete a serial change by reading the SPI Status Register SPIF (SPI transfer complete flag) bit is the SPSR's set to one at the end of an SPI transfer. The occur while SPIF is a zero.
* The SPI ( ********  * TRFLP1	data transfer	#\$0 SPDR	Load accur This writes starts the ti This loop w transfer/exi WAIT1 The MSB and is branch will Load accur that was ju:	* **  **  nulator A with a null byte for SPI transfer the byte into the SPI data register and ransfer vaits for the SPI to complete a serial change by reading the SPI Status Register SPIF (SPI transfer complete flag) bit is the SPSR's e set to one at the end of an SPI transfer. The occur while SPIF is a zero. nulator A with the current byte of LTC2408 data st received
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA	#\$0 SPDR SPSR	Load accur This writes starts the ti This loop w transfer/ex WAIT1 The MSB and is branch will Load accur that was just	* ** ** ** ** ** ** ** ** ** ** ** ** *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA INX	#\$0 SPDR SPSR	Load accur This writes starts the ti This loop w transfer/exi WAIT1 The MSB and is branch will Load accur that was ju Transfer th Increment	* **  **  **  *  *  *  *  *  *  *  *  *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA	#\$0 SPDR SPSR	Load accur This writes starts the ti This loop w transfer/exi WAIT1 The MSB and is branch will Load accur that was just Transfer th Increment 1	* **  **  *  *  *  *  *  *  *  *  *  *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA INX CPX BNE	#\$0 SPDR SPSR SPDR O,X	Load accur This writes starts the tr This loop w transfer/exi WAIT1 The MSB and is branch will Load accur that was ju- Transfer th Increment is #DIN4+1 H TRFLP1 If it the next by	* ** ** ** ** ** ** ** ** ** ** ** ** *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA INX CPX	#\$0 SPDR SPSR SPDR O,X	Load accur This writes starts the tr This loop w transfer/exi WAIT1 The MSB and is branch will Load accur that was ju- Transfer th Increment is #DIN4+1 H TRFLP1 If it the next by	* ** ** ** ** ** ** ** ** ** ** ** ** *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA INX CPX BNE BSET	#\$0 SPDR SPSR SPDR O,X	Load accur This writes starts the tr This loop w transfer/ex WAIT1 The MSB and is branch will Load accur that was just Transfer th Increment of #DIN4+1 H TRFLP1 If it the next by %00100000	* ** ** ** ** ** ** ** ** ** ** ** ** *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA INX CPX BNE	#\$0 SPDR SPSR SPDR O,X	Load accur This writes starts the tr This loop w transfer/exi WAIT1 The MSB and is branch will Load accur that was ju- Transfer th Increment is #DIN4+1 H TRFLP1 If it the next by	* ** ** ** ** ** ** ** ** ** ** ** ** *
* The SPI ( ********  * TRFLP1	LDAA STAA LDAA BPL LDAA STAA INX CPX BNE BSET PULA	#\$0 SPDR SPSR SPDR O,X	Load accur This writes starts the tr This loop w transfer/ex WAIT1 The MSB and is branch will Load accur that was just Transfer th Increment the #DIN4+1 H TRFLP1 If the Wood00000000000000000000000000000000000	* ** ** ** ** ** ** ** ** ** ** ** ** *

Figure 30. LTC2408/LTC1391-684C11 MCU Digital Interface Routine

#### An 8-Channel DC-to-Daylight Digitizer

The circuit in Figure 31 shows an example of the LTC2408's flexibility in digitizing a number of real-world physical phenomena—from DC voltages to ultraviolet light. All of the examples implement single-ended signal conditioning. Although differential signal conditioning is a preferred approach in applications where the sensor is a bridge-

type, is located some distance from the ADC or operates in a high ambient noise environment, the LTC2408's low power dissipation allows circuit operation in close proximity to the sensor. As a result, conditioning the sensor output can be greatly simplified through the use of single-ended arrangements. In those applications where differential signal conditioning is required, chopper



amplifier-based or self-contained instrumentation amplifiers (also available from LTC) can be used with the LTC2408.

With the resistor network connected to CH0, the LTC2408 is able to measure DC voltages from 1mV to 1kV in a single range without the need for autoranging. The 990k resistor should be a 1W resistor rated for high voltage operation. Alternatively, the 990k resistor can be replaced with a series connection of several lower cost, lower power metal film resistors.

The circuit connected to CH1 shows an LT1793 FET input operational amplifier used as an electrometer for high impedance, low frequency applications such as measuring pH. The circuit has been configured for a gain of 21; thus, the input signal range is  $-15\text{mV} \leq V_{\text{IN}} \leq 250\text{mV}$ . An amplifier circuit is necessary in these applications because high output impedance sensors cannot drive switched-capacitor ADCs directly. The LT1793 was chosen for its low input bias current (10pA, max) and low noise  $(8\text{nV}/\sqrt{\text{Hz}})$  performance. As shown, the use of a driven guard (and Teflon<sup>TM</sup> standoffs) is recommended in high impedance sensor applications; otherwise, PC board surface leakage current effects can degrade results.

The circuit connected to CH2 illustrates a precision halfwave rectifier that uses the LTC2408's internal  $\Delta\Sigma$  ADC as an integrator. This circuit can be used to measure 60Hz. 120Hz or from 400Hz to 1kHz with good results. The LTC2408's internal sinc<sup>4</sup> filter effectively eliminates any frequency in this range. Above 1kHz, limited amplifier gain-bandwidth product and transient overshoot behavior can combine to degrade performance. The circuit's dynamic range is limited by operational amplifier input offset voltage and the system's overall noise floor. Using an LTC1050 chopper-stabilized operational amplifier with a  $V_{OS}$  of  $5\mu V$ , the dynamic range of this application covers approximately 5 orders of magnitude. The circuit configuration is best implemented with a precision, 3-terminal, 2-resistor 10k network (for example, an IRC PFC-D network) for R6 and R7 to maintain gain and temperature stability. Alternatively, discrete resistors with 0.1% initial tolerance and 5ppm/°C temperature coefficient would also be adequate for most applications.

Two channels (CH3 and CH4) of the LTC2408 are used to accommodate a 3-wire  $100\Omega$ , Pt RTD in a unique circuit that allows true RMS/RF signal power measurement from audio to gigahertz (GHz) frequencies. The unique feature of this circuit is that the signal power dissipated in the  $50\Omega$  termination in the form of heat is measured by the  $100\Omega$  RTD. Two readings are required to compensate for the RTD's lead-wire resistance. The reading on CH4 is multiplied by 2 and subtracted from the reading on CH3 to determine the exact value of the RTD.

While the LTC2408 is capable of measuring signals over a range of six decades, the implementation (mechanical, electrical and thermal) of this technique ultimately determines the performance of the circuit. The thermal resistance of the assembly (the  $50\Omega/RTD$  mass to its enclosure) will determine the sensitivity of the circuit. The dynamic range of the circuit will be determined by the maximum temperature the assembly is rated to withstand, approximately  $850^{\circ}C$ . Details of the implementation are quite involved and are beyond the scope of this document. Please contact LTC directly for a more comprehensive treatment of this implementation.

In the circuit connected to the LTC2408's CH5 input, a thermistor is configured in a half-bridge arrangement that could be used to measure the case temperature of the RTD-based thermal power measurement scheme described previously. In general, thermistors yield very good resolution over a limited temperature range. Measurement resolution of 0.001°C is possible; however, thermistor self-heating effects, thermistor initial tolerance and circuit thermal construction can combine to limit achievable resolution. For the half-bridge arrangement shown, the LTC2408 can measure temperature changes over 5 orders of magnitude.

Connected to the LTC2408's CH6 input, an infrared thermocouple (Omega Engineering OS36-1) can be used in limited range, noncontact temperature measurement applications or applications where high levels of infrared light must be measured. Given the LTC2408's 0.3ppm<sub>RMS</sub> noise performance, measurement resolution using infrared thermocouples is approximately 0.03°C—equivalent to the resolution of a conventional Type J thermocouple.

Teflon is a trademark of Dupont Company.



These infrared thermocouples are self-contained: 1) they do not require external cold junction compensation; 2) they cannot use conventional open thermocouple detection schemes; and 3) their output impedances are high, approximately  $3k\Omega$ . Alternatively, conventional thermocouples can be connected directly to the LTC2408 (not shown) and cold junction compensation can be provided by an external temperature sensor connected to a different channel (see the thermistor circuit on CH5) or by using the LT1025, a monolithic cold-junction compensator IC.

The components connected to CH7 are used to sense daylight or photodiode current with a resolution of 300pA. In the figure, the photodiode is biased in photoconductive mode; however, the LTC2408 can accommodate either photovoltaic or photoconductive configurations.

The photodiode chosen (Hammatsu S1336-5BK) produces an output of 500mA per watt of optical illumination. The output of the photodiode is dependent on two factors: active detector area (2.4mm • 2.4mm) and illumination intensity. With the 5k resistor, optical intensities up to 368W/m² at 960nM (direct sunlight is approximately 1000W/m²) can be measured by the LTC2408. With a resolution of 300pA, the optical dynamic range covers 6 orders of magnitude.


The application circuits shown connected to the LTC2408 demonstrate the mix-and-match capabilities of this multiplexed-input, high resolution  $\Delta\Sigma$  ADC. Very low level signals and high level signals can be accommodated with a minimum of additional circuitry.

#### PACKAGE DESCRIPTION

Dimensions in millimeters (inches) unless otherwise noted.


## G Package 28-Lead Plastic SSOP (0.209)


(LTC DWG # 05-08-1640)



NOTE: DIMENSIONS ARE IN MILLIMETERS

- \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.152mm (0.006") PER SIDE
- \*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.254mm (0.010") PER SIDE






G28 SSOP 1098



## TYPICAL APPLICATION



Fiugre 31. Measure DC to Daylight Using the LTC2408

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1050	Precision Chopper Stabilized Op Amp	No External Components, 5μV Offset, 1.6μV <sub>P-P</sub>
LT1236	Precision Bandgap Reference	0.05% Max Initial Accuracy, 5ppm/°C Drift
LT1793	Low Noise JFET Input Op Amp	10pA Max Input Bias Current, Low Voltage Noise: 8nV
LTC2400	24-Bit Micropower $\Delta\Sigma$ ADC in SO-8	<4ppm INL, No Missing Codes, 4ppm Full Scale
LTC2424/LTC2428	20-Bit 4-/8-Channel $\Delta\Sigma$ ADCs	1.2ppm Noise, 8ppm INL, Fast Mode